Publications

Detailed Information

Power Efficient Architectures for VSELP Speech Coders

DC Field Value Language
dc.contributor.authorGu, Zhenzhong-
dc.contributor.authorSudhakar, R.-
dc.contributor.authorLee, Kwang Bok-
dc.date.accessioned2010-04-09T06:40:47Z-
dc.date.available2010-04-09T06:40:47Z-
dc.date.issued1997-09-
dc.identifier.citationElectronics Letters- IEE, vol. 33, pp. 1682-1683en
dc.identifier.issn0013-5194-
dc.identifier.urihttps://hdl.handle.net/10371/62870-
dc.description.abstractThe authors summarise the findings of a feasibility study conducted to evaluate parallel implemenations of a VSELP speech coder in digital radio.en
dc.description.sponsorshipThis work was supported by a grant from Motorola, Inc.en
dc.language.isoenen
dc.publisherInstitution of Engineering and Technologyen
dc.subjectspeech codingen
dc.subjectdigital signal processingen
dc.titlePower Efficient Architectures for VSELP Speech Codersen
dc.typeArticleen
dc.contributor.AlternativeAuthor이광복-
Appears in Collections:
Files in This Item:
There are no files associated with this item.

Altmetrics

Item View & Download Count

  • mendeley

Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.

Share