Publications
Detailed Information
Fine-grain real-time reconfigurable pipelining
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kim, Suhwan | - |
dc.contributor.author | Ziesler, Conrad H. | - |
dc.contributor.author | Papaefthymiou, Marios C. | - |
dc.date.accessioned | 2010-11-08T10:23:38Z | - |
dc.date.available | 2010-11-08T10:23:38Z | - |
dc.date.issued | 2003-09 | - |
dc.identifier.citation | IBM Journal of Reserch and Development, 47, 599-609 | en |
dc.identifier.issn | 0018-8646 | - |
dc.identifier.uri | https://hdl.handle.net/10371/70058 | - |
dc.description.abstract | In many computations, average data rates are often
significantly lower than the peak rate possible. Consequently, VLSI systems capable of processing data at a maximum specified rate can be excessively dissipative when data rates are low. Such inefficiencies are particularly pronounced in heavily pipelined designs, in which registers account for the bulk of energy dissipation in a system. This paper describes a novel methodology for designing reconfigurable pipelines that achieve very low power dissipation by adapting their resources to their computational requirements. In our fine-grain reconfigurable pipelines, energy is saved by disabling and bypassing an appropriate number of pipeline stages whenever data rates are low. In contrast, coarse-grain approaches, such as dynamic voltage scaling, are often unable to capture savings from shorttime- scale variations in throughput requirements because of the long time needed to reconfigure the voltage. To evaluate our methodology, we designed an inverse discrete cosine transform (IDCT) module for MPEG-2. Our IDCT included pipelined multipliers that were dynamically reconfigurable on the basis of the number of nonzero coefficients per block and picture size. In comparison with conventional multipliers in corresponding IDCT implementations, our reconfigurable multipliers dissipated about 12–65% less power | en |
dc.description.sponsorship | This research was supported in part by the U.S. Army
Research Office under Grant No. DAAD19-99-1-0304 and an AASERT Grant No. DAAG55-97-1-0250. | en |
dc.language.iso | en | en |
dc.publisher | IBM Corporation | en |
dc.title | Fine-grain real-time reconfigurable pipelining | en |
dc.type | Article | en |
dc.contributor.AlternativeAuthor | 김수환 | - |
- Appears in Collections:
- Files in This Item:
- There are no files associated with this item.
Item View & Download Count
Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.