S-Space

Browse

Title

전체 가 나 다 라 마 바 사 아 자 차 카 타 파 하

All A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Sort by
In order
Results/Page
Authors/record

Showing results 341 to 360 of 7,408

Issue Date	Title / Author(s) / Citation	File
2015-03	A Low Phase Noise Injection-Locked Programmable Reference Clock Multiplier With a Two-Phase PVT-Calibrator for ΔΣ PLLs Lee, Yongsun; Kim, Mina; Seong, Taeho; Choi, Jaehyouk IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, Vol.62 No.3, pp.635-644	DOI
2011-04	A Low Power and Wide Range Programmable Clock Generator With a High Multiplication Factor Choi, Jaehyouk; Kim, Stephen T.; Kim, Woonyun; Kim, Kwan-Woo; Lim, Kyutae; Laskar, Joy IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, Vol.19 No.4, pp.701-705	DOI
2013	A Low-Common Mode Noise and High-Efficiency Buck-Buck-Boost Inverter Shin, Jong-Won; Shin, Hojoon; Ha, Junk-Ik; Cho, Bo-Hyung 2013 TWENTY-EIGHTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC 2013), pp.2259-2265
2010-11	A Low-Energy Inductive Coupling Transceiver With Cm-Range 50-Mbps Data Communication in Mobile Device Applications Lee, Seulki; Song, Kiseok; Yoo, Jerald; Yoo, Hoi-Jun IEEE Journal of Solid-State Circuits, Vol.45 No.11, pp.2366-2374	DOI
2018-02	A Low-Integrated-Phase-Noise 27-30-GHz Injection-Locked Frequency Multiplier With an Ultra-Low-Power Frequency-Tracking Loop for mm-Wave-Band 5G Transceivers Yoo, Seyeon; Choi, Seojin; Kim, Juyeop; Yoon, Heein; Lee, Yongsun; Choi, Jaehyouk IEEE JOURNAL OF SOLID-STATE CIRCUITS, Vol.53 No.2, pp.375-388	DOI
2022-06	A Low-Jitter 8-GHz RO-Based ADPLL With PVT-Robust Replica-Based Analog Closed Loop for Supply Noise Compensation Kim, Hyojun; Jung, Woosong; Kim, Kwandong; Kim, Sungwoo; Choi, Woo-Seok; Jeong, Deog-Kyoon IEEE Journal of Solid-State Circuits, Vol.57 No.6, pp.1712-1722	DOI
2016-02	A Low-Jitter and Fractional-Resolution Injection-Locked Clock Multiplier Using a DLL-Based Real-Time PVT Calibrator With Replica-Delay Cells Kim, Mina; Choi, Seojin; Seong, Taeho; Choi, Jaehyouk IEEE JOURNAL OF SOLID-STATE CIRCUITS, Vol.51 No.2, pp.401-411	DOI
2022-09	A Low-Jitter and Low-Fractional-Spur Ring-DCO-Based Fractional-N Digital PLL Using a DTC's Second-/Third-Order Nonlinearity Cancellation and a Probability-Density-Shaping Δ σ M Hwang, Chanwoong; Park, Hangi; Lee, Yongsun; Seong, Taeho; Choi, Jaehyouk IEEE JOURNAL OF SOLID-STATE CIRCUITS, Vol.57 No.9, pp.2841-2855	DOI
2021-01	A Low-Jitter and Low-Reference-Spur Ring-VCO- Based Injection-Locked Clock Multiplier Using a Triple-Point Background Calibrator Yoo, Seyeon; Choi, Seojin; Lee, Yongsun; Seong, Taeho; Lim, Younghyun; Choi, Jaehyouk IEEE JOURNAL OF SOLID-STATE CIRCUITS, Vol.56 No.1, pp.298-309	DOI
2018-04	A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop Filter PLL Using a Fast Phase-Error Correction Technique Lee, Yongsun; Seong, Taeho; Yoo, Seyeon; Choi, Jaehyouk IEEE JOURNAL OF SOLID-STATE CIRCUITS, Vol.53 No.4, pp.1192-1202	DOI
2019-06	A Low-Jitter Injection-Locked Multi-Frequency Generator Using Digitally Controlled Oscillators and Time-Interleaved Calibration Yoon, Heein; Park, Suneui; Choi, Jaehyouk IEEE JOURNAL OF SOLID-STATE CIRCUITS, Vol.54 No.6, pp.1564-1574	DOI
2022-12	A Low-Jitter Ring-DCO-Based Fractional-<i>N</i> Digital PLL With a 1/8 DTC-Range-Reduction Technique Using a Quadruple-Timing-Margin Phase Selector Park, Hangi; Hwang, Chanwoong; Seong, Taeho; Choi, Jaehyouk IEEE JOURNAL OF SOLID-STATE CIRCUITS, Vol.57 No.12, pp.3527-3537	DOI
2018-08	A LOW-NOISE SENSOR INTERFACE FOR OPTICAL PARTICULATE MATTER DETECTORS 양한	view file
2019-07	A Low-Power and Low-Noise 20:1 Serializer with Two Calibration Loops in 55-nm CMOS Jeong, Yong-Un; Chae, Joo-Hyung; Choi, Sungphil; Yun, Jaekwang; Jeong, Shin-Hyun; Kim, Suhwan 2019 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), p. 8824879	DOI
2013-02	A Low-power Data Interface Circuit and Analog Data Converter for Biomedical Device 김선권	view file
2022	A Low-Power Digital Capacitive MEMS Microphone Based on a Triple-Sampling Delta-Sigma ADC with Embedded Gain 이병규	view file link
2021-01	A low-power nanoelectromechanical (NEM) device with Al-doped HfO2-based ferroelectric capacitor Kim, Shinhee; Park, Jae Yeon; Go, Seungwon; Kwon, Hyug Su; Choi, Woo Young; Kim, Sangwan Solid-State Electronics, Vol.175, p. 107956	DOI
2006	A low-power star-topology body area network controller for periodic data monitoring around and inside the human body Choi, Sungdae; Song, Seong-Jun; Sohn, Kyomin; Kim, Hyejung; Kim, Jooyoung; Yoo, Jerald; Yoo, Hoi-Jun TENTH IEEE INTERNATIONAL SYMPOSIUM ON WEARABLE COMPUTERS, PROCEEDINGS, p. 4067748	DOI
2016-02	A LPDDR4 MEMORY CONTROLLER DESIGN WITH EYE CENTER DETECTION ALGORITHM 홍기문	view file
2014-02	A Machine Learning-based Methodology to Detect I/O Performance Bottlenecks for Hadoop Systems 성민영	view file

1 15 16 17 18 19 20 21 371