Publications
Detailed Information
A 5Gb/s 2.6mW/Gb/s reference-less half-rate PRPLL-based digital CDR
Cited 0 time in
Web of Science
Cited 7 time in Scopus
- Authors
- Issue Date
- 2013-06
- Citation
- IEEE Symposium on VLSI Circuits, Digest of Technical Papers, p. 6578694
- Abstract
- A reference-less half-rate digital CDR implements proportional control in phase domain with a phase-rotating PLL (PRPLL) which decouples jitter transfer (JTRAN) bandwidth and jitter tolerance (JTOL) corner frequency, eliminates jitter peaking, and removes JTRAN dependence on phase detector gain. Fabricated in a 90nm CMOS process, the prototype CDR achieves 2MHz JTRAN, 16MHz JTOL, and consumes 13.1mW from 1V supply at 5Gb/s with BER<10-12. © 2013 JSAP.
- Files in This Item:
- There are no files associated with this item.
Related Researcher
- College of Engineering
- Department of Electrical and Computer Engineering
Item View & Download Count
Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.