Publications

Detailed Information

A 7–8.5 GHz LC Voltage-Controlled Oscillator with –111.7 dBc/Hz Phase Noise at 1-MHz offset for Ultra-Low-Jitter Phase-Locked Loop

Cited 0 time in Web of Science Cited 0 time in Scopus
Authors

Jo, Yong Woo; Chae, Mun Jae; Choi, Jae Hyouk

Issue Date
2023
Publisher
한국과학기술원 반도체설계교육센터
Citation
IDEC Journal of Integrated Circuits and Systems, Vol.9 No.1, pp.1-5
Abstract
This work presents an area efficiency LC voltage-controlled oscillator for an ultra-low-jitter phase-locked loop. Using a 3-turn area-compact spiral, the VCO achieve area-efficient without degrading LC-tank quality factor. The negative transconductance cell was NMOS type so that the start-up was done in 3ns. This work also includes a tail inductor for the noise filtering. As a result, the measured phase noise at 8 GHz was -111.7 dBc/Hz with 1 MHz offset and -134.9 dBc/Hz with 10 MHz offset. The power consumption was only 2.7 mW at 8 GHz. Also, the die area was less than 0.03 mm2.
URI
https://hdl.handle.net/10371/204620
DOI
https://doi.org/10.23075/jicas.2023.9.1.001
Files in This Item:
There are no files associated with this item.
Appears in Collections:

Related Researcher

  • College of Engineering
  • Department of Electrical and Computer Engineering
Research Area Wired interconnection, Wireless communication

Altmetrics

Item View & Download Count

  • mendeley

Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.

Share