S-Space

Browse

Title

전체 가 나 다 라 마 바 사 아 자 차 카 타 파 하

All A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Sort by
In order
Results/Page
Authors/record

Showing results 19,841 to 19,860 of 143,518

Issue Date	Title / Author(s) / Citation	File
2008	Design of generic variable length codec Arava, V.K. Prasad	link
2018-07	Design of Global Data Deduplication for A Scale-out Distributed Storage System Oh, Myoungwon; Park, Sejin; Yoon, Jungyeon; Kim, Sangjae; Lee, Kang-won; Weil, Sage; Yeom, Heon Y.; Jung, Myoungsoo 2018 IEEE 38TH INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS (ICDCS), pp.1063-1073	DOI
2020	Design of High Performance Computing Units for On-device Neural Network Accelerators 강종성	view file link
2008	Design of high rate BCH-LDPC concatenated codes with low error floor 윤석일	link
2023	Design of High Speed PAM-4 Transmitter with Level Mismatch Adjustment for Next-generation Memory Testing Minsu Park	view file link
2022-09	Design of High Step-Down Ratio Isolated Three-Level Half-Bridge DC-DC Converter With Balanced Voltage on Flying Capacitor Choi, Minho; Jeong, Deog-Kyoon IEEE Transactions on Power Electronics, Vol.37 No.9, pp.10213-10225	DOI
2020	Design of High-Density Power-Efficient Transceiver for Next-Generation HBM 고한곤	view file link
2012-02	Design of High-Performance and Low-Power Memory Systems for Multi-Threaded Architectures 최효진	link
2023	Design of High-Speed and Low-Power Internal Display Interface 이광훈	view file link
2017-08	Design of High-Speed CMOS Interface Circuits for Optical Communications 정규섭	view file
2023	Design of High-Speed Multi-Level Transmitter with Tomlinson-Harashima Precoding 강병준	view file link
2023	Design of High-Speed Multi-Phase Clock Corrector 설정우	view file link
2016-08	Design of High-Speed Optical Receiver with All-Digital Clock and Data Recovery 추상혁	view file
2023	Design of High-Speed PAM-4 Receiver with Nonlinearity Compensation for DRAM Test Kahyun Kim	view file link
2023	Design of High-Speed PAM-4 Transmitter for Memory Interface 조호연	view file link
2023	Design of High-Speed PAM4-Binary Bridge for Memory Testing 윤대호	view file link
2019-08	Design of High-Speed Power-Efficient Optical Transmitter With Push-Pull Driving Technique 황정호	view file link
2022	Design of High-Speed Power-Efficient Transmitter Systems with Bandwidth Extension Techniques 도형록	view file link
2019-08	Design of High-Speed Receiver for Video Interface with Adaptive Equalization 이진형	view file link
2023	Design of High-Speed Receiver with Stochastic CTLE Adaptation and Dead-Zone Free PAM-4 PD 심민교	view file link

1 990 991 992 993 994 995 996 7176