S-Space

Browse

Title

전체 가 나 다 라 마 바 사 아 자 차 카 타 파 하

All A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Sort by
In order
Results/Page
Authors/record

Showing results 201 to 220 of 1,596

Issue Date	Title / Author(s) / Citation	File
2020-04	A Pseudo-Blind Convolutional Neural Network for the Reduction of Compression Artifacts Kim, Yoonsik; Soh, Jae Woong; Park, Jaewoo; Ahn, Byeongyong; Lee, Hyun-Seung; Moon, Young-Su; Cho, Nam Ik IEEE Transactions on Circuits and Systems for Video Technology, Vol.30 No.4, pp.1121-1135	DOI
2015	A Pulsed-Index Technique for Single-Channel, Low-Power, Dynamic Signaling Muzaffar, Shahzad; Yoo, Jerald; Shabra, Ayman; Elfadel, Ibrahim (Abe) M. Proceedings -Design, Automation and Test in Europe, DATE, pp.1485-1490	DOI
2016-08	A PVT-Robust and Low-Jitter Ring-VCO-Based Injection-Locked Clock Multiplier With a Continuous Frequency-Tracking Loop Using a Replica-Delay Cell and a Dual-Edge Phase Detector Choi, Seojin; Yoo, Seyeon; Lim, Younghyun; Choi, Jaehyouk IEEE JOURNAL OF SOLID-STATE CIRCUITS, Vol.51 No.8, pp.1878-1889	DOI
2017	A PVT-Robust-39dBc 1kHz-to-100MHz Integrated-Phase-Noise 29GHz Injection-Locked Frequency Multiplier with a 600μW Frequency-Tracking Loop Using the Averages of Phase Deviations for mm-Band 5G Transceivers Yoo, Seyeon; Choi, Seojin; Kim, Juyeop; Yoon, Heein; Lee, Yongsun; Choi, Jaehyouk 2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), pp.324-324
2016	A PVT-Robust-59-dBc Reference Spur and 450-fsRMS Jitter Injection-Locked Clock Multiplier Using a Voltage-Domain Period-Calibrating Loop Lee, Yongsun; Yoon, Heein; Kim, Mina; Choi, Jaehyouk 2016 IEEE SYMPOSIUM ON VLSI CIRCUITS (VLSI-CIRCUITS)
2015-01	A Reconfigurable Multiphase <i>LC</i>-Ring Structure for Programmable Frequency Multiplication Kim, Donguk; Choi, Subin; Choi, Jaehyouk; Kim, Jae Joon IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, Vol.62 No.1, pp.51-55	DOI
2008	A ring VCO with wide and linear tuning characteristics for a Cognitive Radio system Choi, Jaehyouk; Lim, Kyutae; Laskar, Joy 2008 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, VOLS 1 AND 2, pp.355-358
2010	A robust latch-type sense amplifier using adaptive latch resistance Song, Taejoong; Lee, Sang Min; Choi, Jaehyouk; Kim, Stephen; Kim, Gyuhong; Lim, Kyutae; Laskar, Joy 2010 IEEE International Conference on Integrated Circuit Design and Technology, ICICDT 2010, pp.182-185	DOI
2013	A Scalable 2.9mW 1Mb/s eTextiles Body Area Network Transceiver with Remotely Powered Sensors and Bi-Directional Data Communication Desai, Nachiket V.; Yoo, Jerald; Chandrakasan, Anantha P. Digest of Technical Papers - IEEE International Solid-State Circuits Conference, Vol.56, p. 206
2018-01	A scalable HW-based inline deduplication for SSD arrays Ajdari, Mohammadamin; Park, Pyeongsu; Kwon, Dongup; Kim, Joonsung; Kim, Jangwoo IEEE Computer Architecture Letters, Vol.17 No.1, pp.47-50	DOI
2014-09	A Scalable, 2.9 mW, 1 Mb/s e-Textiles Body Area Network Transceiver With Remotely-Powered Nodes and Bi-Directional Data Communication Desai, Nachiket; Yoo, Jerald; Chandrakasan, Anantha P. IEEE Journal of Solid-State Circuits, Vol.49 No.9, pp.1995-2004	DOI
2017-09	A single droplet-printed double-side universal soft electronic platform for highly integrated stretchable hybrid electronics Byun, Junghwan; Oh, Eunho; Lee, Byeongmoon; Kim, Sangwoo; Lee, Seunghwan; Hong, Yongtaek Advanced Functional Materials, Vol.27 No.36, p. 1701912	DOI
2019-07	A Sound Activity Detector Embedded Low-Power MEMS Microphone Readout Interface for Speech Recognition Yang, Youngtae; Cho, Jun Soo; Lee, Byunggyu; Kim, Suhwan 2019 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), p. 8824939	DOI
2012-05	A Spur Suppression Technique Using an Edge-Interpolator for a Charge-Pump PLL Choi, Jaehyouk; Kim, Woonyun; Lim, Kyutae IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, Vol.20 No.5, pp.969-973	DOI
2021-06	A Study on the Effect of the Structural Parameters and Internal Mechanism of a Bilateral Gate-Controlled S/D Symmetric and Interchangeable Bidirectional Tunnel Field Effect Transistor Jin, Xiaoshi; Wang, Yicheng; Ma, Kailu; Wu, Meile; Liu, Xi; Lee, Jong-Ho Nanoscale Research Letters. 2021 Jun 08;16(1):102	view file DOI
2022-09	A Study on the Electrical Contact Resistance and Thermal Conductivity of Soldered-Metal Insulation Coil With Conduction Cooling Lee, Jaehwan; Mun, Jeongmin; Kim, Junil; Sim, Kideok; Hahn, Seungyong; Kim, Seokho IEEE Transactions on Applied Superconductivity, Vol.32 No.6, p. 4604805	DOI
2017-01	A sub-0.5 V operating RF low noise amplifier using tunneling-FET Jhon, Hee-Sauk; Jeon, Jongwook; Kang, Myunggon; Choi, Woo Young Japanese Journal of Applied Physics, Vol.56 No.2, p. 020303	DOI
2020-09	A Sub-1 ppm/degrees C CMOS Bandgap Voltage Reference With Process Tolerant Piecewise Second-Order Curvature Compensation Ahn, Yongjoon; Kim, Suhwan; Lee, Hyunjoong International System on Chip Conference, pp.231-235	DOI
2022-10	A Sub-100 fs-Jitter 8.16-GHz Ring-Oscillator-Based Power-Gating Injection-Locked Clock Multiplier With the Multiplication Factor of 68 Park, Suneui; Yoo, Seyeon; Shin, Yuhwan; Lee, Jeonghyun; Choi, Jaehyouk IEEE JOURNAL OF SOLID-STATE CIRCUITS	DOI
2023	A Sub-50-fs RMS Jitter, 103.5-GHz Fundamental-Sampling PLL With an Extended Loop Bandwidth Bang, Jooeun; Jung, Seohee; Kim, Jaeho; Park, Suneui; Choi, Jaehyouk IEEE Solid-State Circuits Letters, Vol.6, pp.201-204	DOI

1 10 11 12 13 14 15 16 80