S-Space

Browse

Title

전체 가 나 다 라 마 바 사 아 자 차 카 타 파 하

All A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Sort by
In order
Results/Page
Authors/record

Showing results 1,721 to 1,740 of 7,407

Issue Date	Title / Author(s) / Citation	File
2000	Design of a single chip 2.4GHz W-CDMA receiver using multi-phase low frequency conversion technique 이경호	link
2019-08	Design of Adaptive Duty-cycled Protocols in Low-power and Lossy Networks 정승범	view file link
2004	Design of adaptive OFDM wireless transceivers 최지웅	link
2023	Design of ADPLL with Proportional and Integral Gain Co-Optimization Technique 하경준	view file link
2023	Design of All-Digital Phase-Locked Loop with Supply Noise-Insensitive Ring Oscillator 백경민	view file link
2011-02	Design of all-digital PLL using adaptive loop gain controller 김덕수	link
2015-08	Design of All-Digital PLL Using Statistical Data of Bang-Bang Phase Detection 장성천	view file
2002	Design of an adaptive observer for a class of nonlinear systems 최용운	link
2009	Design of an All-Digital Delay-Locked Loop using a Successive Approximation Register Guillaume, Weill	link
2016-08	Design of an Efficient Capacitor-Free Piezoelectric Energy Harvesting PMIC 양준석	view file
2019-08	Design of Analog Front-End for Low-Power Touchscreen Controller and Circuit Techniques for Low-Power, High-Resolution Analog-to-Digital Converters 황영하	view file link
2017-02	Design of Analog Front-End of Touch-Screen Controller with Enhanced Noise Immunity and Configurable SNR and Frame Rate 박준은	view file
2022	Design of Asymmetric Simultaneous Bidirectional Transceivers for Next-Generation Automotive Camera Link 이웅희	view file link
2017-02	Design of Calibration-Free Phase-Locked Loops (PLLs) 여환석	view file
2006	Design of CAN based IPS evaluation system to verify IPS drivability and protection features Krishna Shiva Ram	link
2004-02	Design of Channel Estimation Filters for Pilot Channel based DS-CDMA Systems Choi, Ji-Woong; Lee, Yong-Hwan IEICE Trans. Commun., vol.E87-B, no.2, pp.227-233 Feb. 2004	view file link
2008	Design of cryptographic protocols and schemes for secure information validation in networks 김이용	link
2014-02	Design of Digital PLL/CDR with Advanced Digital Controller 류시강	view file
2019-08	Design of Digital PLLs/CDRs with Novel Digital Circuit Techniques 류시강	view file link
2014-08	Design of DisplayPort Receiver with Video Clock Frequency Error Compensation Scheme Taeho Kim	view file

1 85 86 87 88 89 90 91 371